

IRF1503SPbF

IRF1503LPbF

Typical Applications



- 14V Automotive Electrical Systems
- 14V Electronic Power Steering
- Lead-Free

Benefits

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax

Description

Specifically designed for Automotive applications, this Stripe Planar design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this HEXFET power MOSFET are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



Absolute Maximum Ratings

	Parameter	Max.	Units	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon limited)	190	A	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (See Fig.9)	130		
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package limited)	75		
I_{DM}	Pulsed Drain Current ①	960		
$P_D @ T_C = 25^\circ C$	Power Dissipation	200	W	
	Linear Derating Factor	1.3	W/°C	
V_{GS}	Gate-to-Source Voltage	± 20	V	
E_{AS}	Single Pulse Avalanche Energy ②	510	mJ	
E_{AS} (tested)	Single Pulse Avalanche Energy Tested Value ⑥	980		
I_{AR}	Avalanche Current ①	See Fig.12a, 12b, 15, 16		
E_{AR}	Repetitive Avalanche Energy ③	A		
T_J	Operating Junction and	-55 to + 175	°C	
T_{STG}	Storage Temperature Range			
	Soldering Temperature, for 10 seconds			
	Mounting Torque, 6-32 or M3 screw	300 (1.6mm from case)		
		10 lbf·in (1.1N·m)		


Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.75	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	62	


IRF1503S/LPbF

International
Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.028	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	2.6	3.3	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 140\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = 10\text{V}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	75	—	—	S	$V_{\text{DS}} = 25\text{V}, I_D = 140\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	130	200	nC	$I_D = 140\text{A}$
Q_{gs}	Gate-to-Source Charge	—	36	54		$V_{\text{DS}} = 24\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	41	62		$V_{\text{GS}} = 10\text{V}$ ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	17	—	ns	$V_{\text{DD}} = 15\text{V}$
t_r	Rise Time	—	130	—		$I_D = 140\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	59	—		$R_G = 2.5\Omega$
t_f	Fall Time	—	48	—		$V_{\text{GS}} = 10\text{V}$ ④
L_D	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	13	—		
C_{iss}	Input Capacitance	—	5730	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	2250	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	290	—		$f = 1.0\text{MHz}$, See Fig. 5
C_{oss}	Output Capacitance	—	7580	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	2290	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 24\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance ⑤	—	3420	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 24\text{V}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	190 ⑥	A	MOSFET symbol showing the integral reverse p-n junction diode. 
		—	—	960		
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	960		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 140\text{A}, V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	71	110	ns	$T_J = 25^\circ\text{C}, I_F = 140\text{A}$
Q_{rr}	Reverse Recovery Charge	—	110	170	nC	$\text{di/dt} = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.049\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 140\text{A}$. (See Figure 12).
- ③ $I_{SD} \leq 140\text{A}$, $\text{di/dt} \leq 110\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$,
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.

⑤ $C_{\text{oss eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⑥ Limited by $T_{J\text{max}}$, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Forward Transconductance Vs. Drain Current

IRF1503S/LPbF

International
IR Rectifier




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10. Normalized On-Resistance
Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRF1503S/LPbF

International
Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature

www.irf.com




Fig 15. Typical Avalanche Current Vs.Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

www.irf.com

**Notes on Repetitive Avalanche Curves , Figures 15, 16:
 (For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
 t_{av} = Average time in avalanche.
 D = Duty cycle in avalanche = $t_{av} \cdot f$
 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)



$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

IRF1503S/LPbF

International
Rectifier



* $V_{GS} = 5V$ for Logic Level Devices

Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms

D²Pak Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	
A1		0.127		.005	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	4
b2	1.14	1.40	.045	.055	
c	0.43	0.63	.017	.025	
c1	0.38	0.74	.015	.029	4
c2	1.14	1.40	.045	.055	
D	8.51	9.65	.335	.380	3
D1	5.33		.210		
E	9.65	10.67	.380	.420	3
E1	6.22		.245		
e	2.54	BSC	.100	BSC	
L	14.61	15.88	.575	.625	
L1	1.78	2.79	.070	.110	
L2		1.65		.065	
L3	1.27	1.78	.050	.070	
L4	0.25	BSC	.010	BSC	
m	17.78		.700		
m1	8.89		.350		
n	11.43		.450		
o	2.08		.082		
p	3.81		.150		
theta	90°	93°	90°	93°	

LEAD ASSIGNMENTS

HEXFET	IGBTs, CdPACK	DIODES
1.- GATE	1.- GATE	1.- ANODE *
2.- DRAIN	2.- COLLECTOR	2.- CATHODE
3.- SOURCE	3.- Emitter	3.- ANODE

* PART DEPENDENT.


- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
 4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
 5. CONTROLLING DIMENSION: INCH.




D²Pak Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON WW02, 2000
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line
position indicates "Lead-Free"



OR




IRF1503S/LPbF

International
IR Rectifier

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	2.03	2.92	.080	.115		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	4	
b2	1.14	1.40	.045	.055		
c	0.38	0.63	.015	.025	4	
c1	1.14	1.40	.045	.055		
c2	0.43	0.63	.017	.029		
D	8.51	9.65	.335	.380	3	
D1	5.33		.210			
E	9.65	10.67	.380	.420	3	
E1	6.22		.245			
e	2.54	BSC	.100	BSC		
L	13.46	14.09	.530	.555		
L1	3.56	3.71	.140	.146		
L2		1.65		.065		

LEAD ASSIGNMENTS


HEXFET	IGBT
1 - GATE	1 - GATE
2 - DRAIN	2 - COLLECTOR
3 - SOURCE	3 - Emitter
4 - DRAIN	

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
 4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
 5. CONTROLLING DIMENSION: INCH.


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line
position indicates "Lead-Free"



OR




International
IR Rectifier

IRF1503S/LPbF

D²Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)



Data and specifications subject to change without notice.
This product has been designed and qualified for Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 06/04

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>